

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.**

MR2723-166

REMARKS

This case has been carefully reviewed and analyzed in view of the Official Action dated 14 February 2002. Responsive to the rejections made in the Official Action, Claims 1-8 have been canceled by this Amendment and new Claims 9-19 have been inserted for further prosecution in this case.

In the Official Action, the Examiner objected to the entire disclosure as being replete with errors in form, grammar, spelling, and punctuation. Accordingly, the following changes to the disclosure are submitted herewith:

1. A supplemental copy of the original Application papers are enclosed herewith as per the Examiner's request. The supplemental Application papers are as originally filed, except that the lines of text are double-spaced, the text is printed on good quality paper, non-printable characters have been removed and non-English characters have been removed. The substantive content of the new Application papers is exactly that of the original Application, as filed.

2. The Title of the Invention, as originally filed, has been replaced with a brief but technically accurate and descriptive Title, "DIGITAL FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE".

3. The Abstract, as originally filed, has been deleted in its entirety and

MR2723-166

replaced by a Substitute Abstract to correct the numerous errors contained therein. It is believed that the Substitute Abstract now possesses proper form.

4. The Specification has been amended by replacement of the original Specification, as filed, with the Substitute Specification, which was the most efficient means to correct the numerous idiomatic, grammatical, and translational errors found therein. It is believed that the subject matter disclosed by the Substitute Specification was previously disclosed in the Specification and Claims, as filed, and the accompanying Drawing Figures. No new matter has been added by these changes. Additionally, a marked-up copy of the Supplemental Specification described above is attached to this Amendment in compliance with MPEP § 608.01(q). The Substitute Specification includes the same changes as are indicated in the marked-up copy of the Supplemental Specification.

In the Official Action, the Examiner rejected Claims 1, 2, and 4-8 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicant regards as the invention. The Examiner found the Claims to be generally narrative and indefinite and containing numerous grammatical and idiomatic errors. As previously indicated, the original Claims, as filed, have been canceled by this Amendment and new Claims 9-19 have been

MR2723-166

inserted for further prosecution in this case. It is believed that the new Claims clearly and unambiguously define the metes and bounds of the instant invention, for which Patent protection is being sought.

The Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as being anticipated by Hunsinger, et al. (U.S. Patent #5,465,396; hereinafter Hunsinger). The Examiner found that the reference discloses the method of operation of the invention of the subject Patent Application, as originally claimed.

Before discussing the prior art reference relied upon by the Examiner, it is believed beneficial to first briefly review the structure of the invention of the subject Patent Application. The invention of the subject Patent Application is a digital FM demodulator used in radio communication systems such as pagers, cellular phones, Global Positioning Satellite (GPS) systems, and Digital Enhanced Cordless Telecommunication (DECT) systems. The system utilizes a phase compensating feedback loop similar to that found in phase locked loops (PLL). The system also has elements and structure in common with Delta-Sigma analog-to-digital (A/D) converters to reduce quantization errors in producing the digital output sequence from a continuously-variable phase-proportional voltage level. The elimination of quantization error is especially imperative in the demodulation or decoding of digital signals in that the quantized error does not effect the output signal's

MR2723-166

amplitude but rather places erroneous bit patterns into the digital time sequence. That is to say, though a slight quantization error can cause a received bit to be in a logical "1" state when that bit was originally transmitted in a logical "0" state.

A modulated signal A_i containing digitally encoded information on an intermediate frequency (IF) signal is presented to the input of a segmented reference delay line which includes a course delay line for introducing a fixed delay into the input signal, and a fine delay line which is used to introduce a variable delay in discrete levels to the input signal. The fine delay line has coupled thereto a series of output taps, each of which are connected at the output of each of a series of discrete delay elements. The signal at each of the output taps is a delayed copy of the input signal, the delay time of each being the sum of the delay time of the course delay line and the sum of the delay times of the fine delay element through which the output signal has passed up to the subject output tap.

The output taps of the fine delay line are coupled to respective inputs of an M-to-1 multiplexer. The multiplexer selectively couples one of the input terminals thereof to the output terminal thereof such that the signal at the output of the multiplexer is a selected one of the delayed copies of the input signal taken from the fine delay line.

The delayed signal A_{id} and input signal A_i are coupled to the input of a phase detector.

MR2723-166

The phase detector produces an output pulse at its output port proportional in width to the phase difference between A_i and A_{id} . The output pulses of the phase detector are signed; they convey, by being either positive or negative, whether the signal A_{id} leads or lags the signal A_i .

The output port of the phase detector is coupled to a charge pump circuit, or charge integrator. The charge integrator produces a signal at its output proportional to an amount of stored charge accumulated therein. The storage of charge is controlled through the output pulses, received over time, from the phase detector. When the output pulse of the phase detector is positive, i.e., A_{id} leads A_i , charge is added to the charge accumulator and when the output pulse of the phase detector is negative, i.e., A_i leads A_{id} , charge is removed from the charge integrator. The output of the charge pump, V_f , increases and decreases according to the relative phase between A_i and A_{id} .

The output of the charge pump circuit is coupled to the input of a quantizer for producing the final digital output signal at the quantizer output terminal. Typically, the quantizer is an A/D converter. In the Delta-Sigma A/D converter configuration, as utilized in the subject digital FM demodulator, the quantizer is a 1-bit A/D converter or a voltage comparator. The quantizer converts V_f into a digital output sequence, y , by forcing a change in state of the output signal when V_f crosses a reference voltage level.

MR 2723 15

A feedback mechanism is implemented through a digital integrator which takes at its input a digital output sequence y and produces at its output a binary delay selection word. The digital integrator may be a digital up/down counter which counts up when the state of the input signal y is a logical "1", and counts down when the output signal y is a logical "0". The delay selection word at the output of the digital integrator is presented to the select input port of the multiplexer to select one of the delayed input signals to present to the phase detector circuit at the next cycle or sampling period.

One advantage of the subject digital FM demodulator is that it requires no external clock or timing reference. The components of the demodulator are synchronized through the modulated signal A_i . The output pulses of the phase detector are defined by the leading edge of A_i and the rising edge of A_{id} . The charge in the charge integrator is output before the falling edge of A_i . The falling edge of A_i is optionally used to trigger a quantizer and counter. This timing and its relationship to the frequency of the demodulated signal of the system realizes an inherent low pass digital filter in the demodulator system. It is the inherent low pass filter that reduces the quantization noise introduced by the quantizing process when producing the digital output sequence.

As stated hereinabove, the Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as anticipated by Hunsinger. Although the invention of Hunsinger is shown as

MR2 17 66

having several elements in common with the subject digital FM modulator, important differences exist due to the nature of the output signal produced by each system.

Hunsinger does not seek to extract a digital sequence and does not, therefore, recognize the problems associated therewith. Hunsinger's invention produces at its output an analog signal, i.e., one having a continuously variable amplitude which, if quantization errors were to occur therein, only a minute deviation from an optimal amplitude would occur. In systems relying on analog signals for the conveyance of information, such errors in the reconstructed amplitude of a signal are unlikely to produce a catastrophic degradation in the information being transmitted. In the production of digital sequences, quantization errors result in incorrect data being inserted into the data stream, i.e., errors occur along the time axis. Errors of this type can render the information being conveyed undecipherable. Thus, the system of the present invention is designed to greatly reduce the occurrence of such errors.

As Hunsinger does not teach a digital demodulator, the reference does not show or suggest the use of a "quantizer configured to produce a digital output signal at an output terminal thereof" as implemented by the present invention, as now claimed. Furthermore, Hunsinger does not show or suggest the feedback structure of the present invention, i.e., "a digital integrator coupled to said digital output signal, wherein said digital integrator is

MR2723-166

coupled to [a] multiplexer for selectively applying a delay". Only through the quantizer of the present invention is a digital output sequence produced and only through the feedback of the digital output sequence to select the appropriate delayed input signal for the next cycle is the inherent digital filter realized to reduce the quantization error of the quantizer. Hunsinger shows a process for controlling the digital delay through the phase detection process, not through feedback from the output signal. Whereas the feedback structure of the instant invention operates to minimize the phase difference detected by the phase detector, much like a PLL, Hunsinger's open-loop design does not.

Hunsinger's objective is in providing the ability to cancel or filter out an undesired signal through a tracking delay element notch filter, which is adjusted continuously in response to the instantaneous frequency of a dominating interference signal (Column 6, Lines 26-53).


As previously stated, Hunsinger fails to disclose a "quantizer configured to produce a digital output signal at an output terminal thereof", nor "a digital integrator coupled to said digital output signal, wherein said digital integrator is coupled to [a] multiplexer for selectively applying a delay". Therefore, it is respectfully submitted that Hunsinger does not anticipate the invention of the subject Patent Application, as now claimed. Moreover, as Hunsinger does not show or suggest the combined elements for

MR2723-166

the purposes and objectives of producing a digital output sequence in the manner set forth in the subject Patent Application and as discussed hereinabove, it is submitted, respectfully, that the subject digital FM demodulator is not made obvious by the Hunsinger reference, either.

It is now believed that the subject Patent Application has been placed in condition for allowance, and such action is respectfully requested.

Respectfully submitted,




Morton J. Rosenberg
Registration #26,049

Rosenberg, Klein & Lee
3458 Ellicott Center Drive-Suite 101
Ellicott City, MD 21043
(410) 465-6678

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certify that this paper is being facsimile transmitted to Art Unit #2631 in the U.S. Patent and Trademark Office on the date shown below.



Date: 7/15/02

M2

UP SUBSTITUTE ABSTRACT

ABSTRACT OF THE DISCLOSURE

The present invention relates to a new method of digital FM demodulator that ^A
 the ~~incorporates~~ ^{incorporates} the timing reference and the concept of delta-sigma
 conversion to implement the function of time-to-digital
 conversion. The ~~is constructed from a~~ ^{is constructed from a} a
 FM demodulator comprising delay lines, multiplexer, phase
 pump circuit, ^a quantizer and ^a digital integrator. The ~~modulation~~ ^{modulated}
 carrier frequency ~~segment~~ ^{carrier} passes the ~~through~~ ^{the} delay lines around
 the ~~the~~ ^{the} input modulation signal and the comparison
 is converted into voltage and stored in a capacitor by way of charge
 having and quantized
 quantized voltage has been accumulated, then re-select a
 the ~~the~~ ^{the} ~~meanwhile,~~ ^{meanwhile,}
 the ~~input signal~~ ^{input signal} to compare its phase with ~~input signal~~ ^{input signal}. This system
 difference between input signal and delayed signal
 is a feedback system. This quantized digital signal again pass
 select a delay for the delayed signal for the
 pass filter to filter out high frequency quantized noise to get the
 2. The phase difference is continuously evaluated
 modulation signal.
 to produce zero phase difference, much like
 combines the function of demodulation and analog-to-digital
 locked loop. In this manner, the digital
 signal is collected at the system output.

WORKED-UP SUBSTITUTE SPECIFICATION

A New Method Of Digital FM Demodulator

FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a new method of digital frequency modulation and more particularly, to a digital frequency modulator that extracts a digital time sequence from an intermediate modulator that using the structure of time-to-digital converter and carrier while reducing quantization error and eliminating sigma-sigma analog-to-digital converter. It is a part of a reference clock.

2. Description of the Prior Art

Frequency modulation (FM) is one of important and common method of information conveyance. The of the system receiver end contains the FM circuit which often using analog design circuit and the analog-style FM demodulation circuit including detector circuit and PLL. If bring the detector into integrated circuit, then it need a larger circuit. If implement PLL into integrated circuit, then an external PLL is built. The necessary outside this chip. The modulated signal need the digital signal processing after then the above two circuit need analog-to-digital converter to convert the modulated analog signal into digital signal. Meanwhile, this The easily with To reduce noise easy to be interfered by noise signal. However, the digital FM modulated will first convert the modulation intermediate-frequency (IF) signal necessary circuitry to implement an FM demodulator integrated on an integrated circuit chip.

and thereafter a
 by way of analog-to-digital converter, then using digital signal
 to modulate this modulation signal. The analog-to-digital converter
 the conventional operate at high
 processor used in digital FM demodulator must have fast
 The system
 to modulate the modulation signal in real time. It also could use a
 with multiple-fold frequency of modulation signal for sampling
 and the signal
 modulation signal to detect its phase change, then demodulate, but
 need a high frequency reference clock.
 conventional methods of digital RF communication system always need
 to convert the analog signal into digital signal in the receiver end with the
 increasing the circuit complexity. Thus, the demodulation circuit
 of a carefully chosen to reduce quantization error
 detector circuit or PLL with analog-to-digital circuit could simplify
 accurate demodulation while simplifying circuit design.
 it also will be one of major objectives today.

SUMMARY OF THE INVENTION

Herein a primary objective of the present invention to provide a new
 digital FM demodulator will be applicable to radio communication
 has pagers,
 is, the modulation-demodulation section in receiver end also
 Global Positioning Satellite (GPS) system, and DECT systems
 Telecommunication
 cable in BB call, cellular phone, and DECT systems

Another objective of the present invention is to provide a digital FM
 with two function of modulation-demodulation and an analog-to-digital

receives the input intermediate-frequency signal, ^{passes} ^{the inventive} ~~pass~~ through ~~this invention~~
^{generating} ^a ^{quantization noise} ~~generate~~ a digital signal including high-frequency ~~quantized~~
^{the} ~~way of a low-pass filter to filter out above~~ quantized noise signal is filtered.
^{channel} ~~band~~ signal.

Another objective of the present invention is to provide a digital FM ^{adapts a}
 which ^{adapts a} ~~accepts~~ the PLL structure and utilize the concept of delta-
^{conversion does not require} ~~digital converter~~ which ~~without connect~~ external components
 and reference clock ~~so that easy for integration~~.

It provides over similar systems in the prior art by using
 with advantages that not only use delay lines as the timing
^{also adopt} ~~also adopt~~ the concept of delta-sigma analog-to-digital ^{conversion} ~~converter~~
 time-to-digital conversion ^{of demodulation} ~~for digital FM demodulator~~. This digital
^{includes} ~~including~~ delay lines, ^{an} ~~m-to-1~~ multiplexer, ^a ~~phase~~
 a pump circuit, ^a ~~quantizer~~ and digital integrator. The modulation
 intermediate frequency ^{carrier} ~~segment~~ ^{each having a} ~~pass~~ through the delay lines, ^{with the}
 around one cycle time, and this ^{the phase of the} ~~delayed~~ signal ^{is} ~~compared~~ ^{with the} ~~its~~ phase
^{Comparison produces a} ~~which is applied to the~~
^{signal} ~~is compared~~ pulse ^{will go through} ~~charge pump circuit~~ where
^{the charge is} ~~to a voltage level~~ stored in ^a ~~capacitor~~. This ^{charge is} ~~quantized~~ ^{into a level which} ~~voltage~~ is
 by the digital integrator, ^{a new of} ~~then sample~~ another output signal of the
^{and compare} ~~phase~~ with ^{d in} ~~input~~ signal. This system is similar to ^a ~~PLL~~, i.e.,
^{the phase as the error signal} ~~the~~ system. The quantized digital signal will feed through ^{the} ~~low-pass~~

def the sampling rate of the system
f: put high frequency noise and get the original modulation signal, i.e.,
t: on signal is ~~a~~ ^{the} digital ^{output} signal.

BRIEF DESCRIPTION OF THE DRAWINGS

1: The drawings disclose an illustrative embodiment of the present invention,
2: to exemplify the various advantages and objects ~~hereof~~ ^{thereof}, and are

3: ^{the} circuit block diagram of digital FM demodulator according to the
4: invention.

5: ^{the} circuit waveform of digital FM demodulator according to the present

6: ^{the} system structure of digital FM demodulator according to the present

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

which illustrates the
 refer to Fig. 1 that relates to the circuit block diagram of digital FM
 modulator. The modulation signal, $A_i(t)$, is fed into reference delay lines 11,
 reference delay lines 11 including coarse delay line 111 and fine delay line
 112. Delay time of delay lines 111 and 112 are controlled separately by
 control circuits. The fine delay lines 112 have multiple output signals
 $A_{i1}(t), A_{i2}(t), \dots, A_{ij}(t)$ which could be expressed as follow:

$T_c(t) - (1) -$
 the
 delay time of coarse delay lines, and
 delay time of fine delay lines.

phase detector compares the phase difference between A_{id} and A_i , then
 up/down signal. The m-to-1 multiplexer will select one of output
 $A_{i1}(t), A_{i2}(t), \dots, A_{ij}(t)$ from fine delay lines 112 and name it as A_{id}

the rising edge of A_{id} signal lead the A_i signal, up signal will generate
 having a equivalent to
 the rising edge of A_i and its pulse width is just same as the time difference

the rising edges of A_i and A_{id} , but down signal do not generate any
 impressed on the by frequency, the
 the total delay time of A_i signal pass through delay lines is

the pulse width will equal to " $T - T_c - d \cdot \tau$ " where d is the number of fine
 delay lines and
 is smaller

if the rising edge of A_{id} signal lag the A_i signal, a
 effective pulse having equal to
 the rising edge of A_i and A_{id} signal, and the pulse width will equal to " $T_c + d \cdot \tau - T$ ".

The block

1

2

to the

3

4

5

6

7

8

9

10

11

digital input

but

positive when A_{id} leads the A_i signal, on the contrary, while its value is considered negative when A_{id} lags the A_i signal. Both effective pulse of up and down signals are applied

to a pump circuit 14 for charging and discharging to a capacitor, C_c , to a voltage difference, V_f , and its voltage level is proportional to the phase difference of A_{id} and A_i signal.

The modulated signal will generate a V_f which is accumulated in C_c , and this stored voltage will be quantized to generate a bit signal $y(k)$, which is the output digital sequence of the total system.

This is an analog-to-digital converter which may be a one-bit or multi-bit converter. In the preferred embodiment, the quantizer 15 is a one-bit voltage comparator.

The output digital signal $y(k)$ is actually, it is simply taken as its input to quantizer 15, which is one bit analog-digital converter. The

signal will select one output A_{id} signal from the fine delay lines 12. The delay lines compare its phase with A_i signal. Consequently, the delay signal is controlled by output signal $y(k)$, it will delay one more

1. Conversely, the delay of A_{id} will decrease one unit delay if the output signal $y(k)$ is fed back to the system, which is similar to PLL structure.

delay time and make the next rising edge of A_i signal arrive at the rising edge of A_{id} signal simultaneously.

of the A_i signal when the system is locked.

to
 in Fig. 2, this is the circuit waveform of digital FM demodulator
 to the present invention. $T(k)$ is the k th cycle time of input modulation
 $P(k)$ is the time difference of the rising edge of and the
 pulse of up signal means $P(k)$ is a positive value, and the down signal
) negative. That is because the maximum frequency shift of input
 n signal is much smaller than carrier frequency, the change of $T(k)$ is
 ive to carrier cycle T_c .

The effective pulse of up signal and down signal only happen at the
 e of A_{id} and A_i signal and this effective pulse has been transferred to
 stored in capacitor C_c by way of charge pump circuit before the arrival of the
 ge. This falling edge of A_i used as the trigger clock of the quantizer and

Thus, the does not require an external reference clock. As shown in
 of Fig. 2 may be developed
 waveform diagram, a formula as follows:

$$P(k) + T(k) - T(k-1) + y(k) \cdot T_c \quad (2)$$

Where

$$T(k) - T(k-1) \quad (3)$$

we could get

$$P(k) + \Delta T(k) + y(k) \cdot T_c \quad (4)$$

means the capacitor voltage at k th cycle as shown in
 signal is generated by $V(k-1)$ and I_c signal to charge/discharge C_c

up or down signal effective pulse period and ^{on to} I_b/C_c charge/discharge C_c

h cycle, i.e., the voltage is determined by ~~these~~ ^{three} three parameters. \leftarrow

^{up in} age on C_c for I_c at k th cycle is :

$$\Delta V_c/C_c * P(k) \quad (5)$$

trigger clock is the input modulation signal A_i , then the C_c voltage level

~~next formula~~ when charge-discharge is at k th cycle ^{the} will be

$$V(k) * I_b/C_c * [T(k) + T(k+1)]/2 \quad (6)$$

$$V_f_a + \Delta V_f_b \quad (7)$$

$$V(k) + \{y(k) * (I_b/C_c) * [T(k) + T(k+1)]/2\} + \{I_c/C_c * P(k)\} \quad (8)$$

cause the maximum frequency shift is much smaller than carrier

frequency, the $T(k)$ is ^{approximately} around equal to carrier cycle T_c and

$$V(k) = V(k) + I_c/C_c * P(k) + y(k) * (I_b/C_c) * T_c \quad (9)$$

\rightarrow and

$C_c * T_c$. Then

we get next formula

$$V(k) = V(k) + A * P(k+1) + B * y(k)$$

In $P(k+1)$ into ^{the} above formula, ^{we} then get

$$V(k+1) = V(k) + A*[P(k) + \Delta T(k) + y(k)*T] + B*y(k)$$

The quantized output of $V(k)$ is the total system output.

According to the present invention, *is shown* Fig. 3, *illustrates* is the system structure of digital FM demodulator. This diagram *is* a two level delta-sigma developed from *the analysis above* its input is $\Delta T(k)$, *that also is* the signal difference of $T(k)$ and $T(k-1)$.

The concept of the output signal, $y(k)$, *of the* present invention is similar to a conventional analog-digital converter output signal. *In both systems,* the quantized noise signal *into the region* to high frequency segment. *However, in conventional systems,* the output digital signal $y(k)$ is *and filtered from* *five* quantized first then *filter out* quantized noise by the digital filter to get the modulation signal.

This technology is similar to conventional delta-sigma analog-to-digital. *As shown above* Based on above deduction, the output digital signal is *the produced by* the modulation of original modulation signal. *In the system of the present invention, the* $y(k)$ signal *is filtered* of noise by way of *a* low-pass digital filter before signal accumulation.

present invention provides an FM digital demodulator which with *more* advantages *over* conventional technology as follow:

1. The method and circuit ^{of the} present invention will be applicable in radio communication system, ^{such as pager} besides, the modulation-demodulation section in ~~the~~ ^{it} can also be applicable in BB-cell, cellular phone, GPS system, and FECT system.

2. The present invention ^{is a} to provide a digital modulation demodulator which ^{requiring} utilize the PLL structure and utilize the concept of delta-sigma analog-to-digital converter ^{as to allow ease of} which without connect external component ^{or a} and high frequency reference clock so ~~that easy~~ for integration.

3. The present invention ^{is} to provide a digital modulation demodulator with ~~two~~ ^{the} the input of demodulation and analog-to-digital conversion. The input of intermediate-frequency signal pass ^{the inventive} through this invention demodulator ~~will~~ ^{and} generate a digital signal including high-frequency ^{quantization noise} quantized signal. Then, by ^{an inherent} low-pass filter ^{the} to filter out above ^{is filtered} quantized noise signal ^{to get the} ~~baseband~~ ^{baseband} signal.

Changes and modifications in the above described embodiment of the invention can, of course, be carried out without departing from the scope of the invention. Accordingly, to promote the progress in science and the useful arts, the invention is disclosed and is intended to be limited only by the scope of the independent claims.